

CMLDM7002A
CMLDM7002AG*
CMLDM7002AJ

SURFACE MOUNT PICOMini™
DUAL N-CHANNEL
ENHANCEMENT-MODE
SILICON MOSFET

PICOmini™



SOT-563 CASE

* Device is *Halogen Free* by design

MAXIMUM RATINGS: ($T_A=25^\circ\text{C}$)

	SYMBOL	UNITS
Drain-Source Voltage	V_{DS}	V
Drain-Gate Voltage	V_{DG}	V
Gate-Source Voltage	V_{GS}	V
Continuous Drain Current	I_D	mA
Continuous Source Current (Body Diode)	I_S	mA
Maximum Pulsed Drain Current	I_{DM}	A
Maximum Pulsed Source Current	I_{SM}	A
Power Dissipation (Note 1)	P_D	mW
Power Dissipation (Note 2)	P_D	mW
Power Dissipation (Note 3)	P_D	mW
Operating and Storage Junction Temperature	T_J, T_{stg}	${}^\circ\text{C}$
Thermal Resistance	Θ_{JA}	${}^\circ\text{C/W}$

ELECTRICAL CHARACTERISTICS PER TRANSISTOR: ($T_A=25^\circ\text{C}$ unless otherwise noted)

SYMBOL	TEST CONDITIONS	MIN	MAX	UNITS
I_{GSSF}, I_{GSSR}	$V_{GS}=20\text{V}, V_{DS}=0\text{V}$	100		nA
I_{DSS}	$V_{DS}=60\text{V}, V_{GS}=0\text{V}$	1.0		μA
I_{DSS}	$V_{DS}=60\text{V}, V_{GS}=0\text{V}, T_J=125^\circ\text{C}$	500		μA
$I_{D(\text{ON})}$	$V_{GS}=10\text{V}, V_{DS} \geq 2V_{DS(\text{ON})}$	500		mA
BV_{DSS}	$V_{GS}=0\text{V}, I_D=10\mu\text{A}$	60		V
$V_{GS(\text{th})}$	$V_{DS}=V_{GS}, I_D=250\mu\text{A}$	1.0	2.5	V
$V_{DS(\text{ON})}$	$V_{GS}=10\text{V}, I_D=500\text{mA}$	1.0		V
$V_{DS(\text{ON})}$	$V_{GS}=5.0\text{V}, I_D=50\text{mA}$	0.15		V
V_{SD}	$V_{GS}=0\text{V}, I_S=400\text{mA}$	1.2		V
$r_{DS(\text{ON})}$	$V_{GS}=10\text{V}, I_D=500\text{mA}$	2.0		Ω
$r_{DS(\text{ON})}$	$V_{GS}=10\text{V}, I_D=500\text{mA}, T_J=125^\circ\text{C}$	3.5		Ω
$r_{DS(\text{ON})}$	$V_{GS}=5.0\text{V}, I_D=50\text{mA}$	3.0		Ω
$r_{DS(\text{ON})}$	$V_{GS}=5.0\text{V}, I_D=50\text{mA}, T_J=125^\circ\text{C}$	5.0		Ω
g_{FS}	$V_{DS} \geq 2V_{DS(\text{ON})}, I_D=200\text{mA}$	80		mS

Notes: (1) Ceramic or aluminum core PC Board with copper mounting pad area of 4.0 mm^2

(2) FR-4 Epoxy PC Board with copper mounting pad area of 4.0 mm^2

(3) FR-4 Epoxy PC Board with copper mounting pad area of 1.4 mm^2

Central™
Semiconductor Corp.

DESCRIPTION:

These CENTRAL SEMICONDUCTOR devices are dual Enhancement-mode N-Channel Field Effect Transistors, manufactured by the N-Channel DMOS Process, designed for high speed pulsed amplifier and driver applications. The CMLDM7002A utilizes the USA pinout configuration, while the CMLDM7002AJ utilizes the Japanese pinout configuration. These devices offer low $r_{DS(\text{ON})}$ and low $V_{DS(\text{ON})}$.


MARKING CODES: CMLDM7002A: L02
CMLDM7002AG*: C2G
CMLDM7002AJ: 02J

R4 (8-January 2009)

ELECTRICAL CHARACTERISTICS PER TRANSISTOR - Continued: ($T_A=25^\circ\text{C}$ unless otherwise noted)


SYMBOL	TEST CONDITIONS	MIN	MAX	UNITS
C_{rss}	$V_{DS}=25\text{V}$, $V_{GS}=0$, $f=1.0\text{MHz}$		5.0	pF
C_{iss}	$V_{DS}=25\text{V}$, $V_{GS}=0$, $f=1.0\text{MHz}$		50	pF
C_{oss}	$V_{DS}=25\text{V}$, $V_{GS}=0$, $f=1.0\text{MHz}$		25	pF
t_{on} / t_{off}	$V_{DD}=30\text{V}$, $V_{GS}=10\text{V}$, $I_D=200\text{mA}$ $R_G=25\Omega$, $R_L=150\Omega$		20	ns

SOT-563 CASE - MECHANICAL OUTLINE



PIN CONFIGURATIONS


CMLDM7002A (USA Pinout)
CMLDM7002AG*



LEAD CODE:

- 1) GATE Q1
 - 2) SOURCE Q1
 - 3) DRAIN Q2
 - 4) GATE Q2
 - 5) SOURCE Q2
 - 6) DRAIN Q1
- MARKING CODES: CMLDM7002A: L02
CMLDM7002AG*: C2G

CMLDM7002AJ (Japanese Pinout)



LEAD CODE:

- 1) SOURCE Q1
 - 2) GATE Q1
 - 3) DRAIN Q2
 - 4) SOURCE Q2
 - 5) GATE Q2
 - 6) DRAIN Q1
- MARKING CODE: 02J

* Device is *Halogen Free* by design

R4 (8-January 2009)